"Hardware Implementation of Associative Memories Based on Multiple-Valued ..."

Naoya Onizawa et al. (2016)

> Home

Details and statistics

DOI: 10.1109/JETCAS.2016.2528721

access: closed

type: Journal Article

metadata version: 2017-05-20

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/esticas/OnizawaJHG16
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/esticas/OnizawaJHG16
Naoya Onizawa, Hooman Jarollahi, Takahiro Hanyu, Warren J. Gross:
Hardware Implementation of Associative Memories Based on Multiple-Valued Sparse Clustered Networks. IEEE J. Emerg. Sel. Topics Circuits Syst. 6(1): 13-24 (2016)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.