"A Latency-Optimized Reconfigurable NoC for In-Memory Acceleration of DNNs."

Sumit K. Mandal et al. (2020)

> Home

Details and statistics

DOI: 10.1109/JETCAS.2020.3015509

access: closed

type: Journal Article

metadata version: 2021-09-16

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/esticas/MandalKCSCO20
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/esticas/MandalKCSCO20
Sumit K. Mandal, Gokul Krishnan, Chaitali Chakrabarti, Jae-Sun Seo, Yu Cao, Ümit Y. Ogras:
A Latency-Optimized Reconfigurable NoC for In-Memory Acceleration of DNNs. IEEE J. Emerg. Sel. Topics Circuits Syst. 10(3): 362-375 (2020)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.