"Mitigating Asymmetric Nonlinear Weight Update Effects in Hardware Neural ..."

Chih-Cheng Chang et al. (2018)

> Home

Details and statistics

DOI: 10.1109/JETCAS.2017.2771529

access: closed

type: Journal Article

metadata version: 2024-10-06

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/esticas/ChangCCWHCTCH18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/esticas/ChangCCWHCTCH18
Chih-Cheng Chang, Pin-Chun Chen, Teyuh Chou, I-Ting Wang, Boris Hudec, Che-Chia Chang, Chia-Ming Tsai, Tian-Sheuan Chang, Tuo-Hung Hou:
Mitigating Asymmetric Nonlinear Weight Update Effects in Hardware Neural Network Based on Analog Resistive Synapse. IEEE J. Emerg. Sel. Topics Circuits Syst. 8(1): 116-124 (2018)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.