"Reliable Methodology to FPGA Design Verification and Noise Analysis for ..."

José Alejandro Galaviz-Aguilar, César Vargas Rosales, Francisco Falcone (2024)

> Home

Details and statistics

DOI: 10.1109/LES.2024.3415651

access: closed

type: Journal Article

metadata version: 2024-09-08

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/esl/GalavizAguilarRF24
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/esl/GalavizAguilarRF24
José Alejandro Galaviz-Aguilar, César Vargas Rosales, Francisco Falcone:
Reliable Methodology to FPGA Design Verification and Noise Analysis for Digital Lock-In Amplifiers. IEEE Embed. Syst. Lett. 16(3): 307-310 (2024)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.