"Modular Synthesis of Timed Circuits using Partial Order Reduction."

Eric Mercer, Chris J. Myers, Tomohiro Yoneda (2002)

> Home

Details and statistics

DOI: 10.1016/S1571-0661(04)80476-6

access: open

type: Conference or Workshop Paper

metadata version: 2022-12-05

- view
  - electronic edition via DOI (open access)
  authority control:
- export record
  dblp key:
  - journals/entcs/MercerMY02
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/entcs/MercerMY02
Eric Mercer, Chris J. Myers, Tomohiro Yoneda:
Modular Synthesis of Timed Circuits using Partial Order Reduction. Theory and Practice of Timed Systems @ ETAPS 2002: 180-201

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.