"Engineering of An Assertion-based PSLSimple-Verilog Dynamic ..."

Naiyong Jin et al. (2007)

> Home

Details and statistics

DOI: 10.1016/J.ENTCS.2008.03.091

access: open

type: Conference or Workshop Paper

metadata version: 2023-02-13

- view
  - electronic edition via DOI (open access)
  authority control:
- export record
  dblp key:
  - journals/entcs/JinSCN08
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/entcs/JinSCN08
Naiyong Jin, Chengjie Shen, Jun Chen, Taoyong Ni:
Engineering of An Assertion-based PSL^Simple-Verilog Dynamic Verifier by Alternating Automata. TTSS 2007: 153-169

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.