"Dual bit control low-power dynamic content addressable memory design for ..."

V. V. Satyanarayana Satti, Sriadibhatla Sridevi (2021)

> Home

Details and statistics

DOI: 10.3906/ELK-1907-71

access: open

type: Journal Article

metadata version: 2021-09-16

- view
  - electronic edition via DOI (open access)
  authority control:
- export record
  dblp key:
  - journals/elektrik/SattiS21
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/elektrik/SattiS21
V. V. Satyanarayana Satti, Sriadibhatla Sridevi:
Dual bit control low-power dynamic content addressable memory design for IoT applications. Turkish J. Electr. Eng. Comput. Sci. 29(2): 1274-1283 (2021)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.