"A Methodology for Rapid Prototyping Peak-Constrained Least-Squares ..."

Alex Carreira, Trevor W. Fox, Laurence E. Turner (2003)

> Home

Details and statistics

DOI: 10.1155/S1110865703301015

access: open

type: Journal Article

metadata version: 2020-03-12

- view
  - electronic edition via DOI (open access)
  authority control:
- export record
  dblp key:
  - journals/ejasp/CarreiraFT03
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/ejasp/CarreiraFT03
Alex Carreira, Trevor W. Fox, Laurence E. Turner:
A Methodology for Rapid Prototyping Peak-Constrained Least-Squares Bit-Serial Finite Impulse Response Filters in FPGAs. EURASIP J. Adv. Signal Process. 2003(6): 555-564 (2003)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.