"Enabling Timing Error Resilience for Low-Power Systolic-Array Based Deep ..."

Jeff Zhang et al. (2020)

> Home

Details and statistics

DOI: 10.1109/MDAT.2019.2947271

access: closed

type: Journal Article

metadata version: 2020-05-22

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/dt/ZhangGGR20
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/dt/ZhangGGR20
Jeff Zhang, Zahra Ghodsi, Siddharth Garg, Kartheek Rangineni:
Enabling Timing Error Resilience for Low-Power Systolic-Array Based Deep Learning Accelerators. IEEE Des. Test 37(2): 93-102 (2020)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.