"Embedded Timing Analysis: A SoC Infrastructure."

Sassan Tabatabaei, André Ivanov (2002)

> Home

Details and statistics

DOI: 10.1109/MDT.2002.1003786

access: closed

type: Journal Article

metadata version: 2020-05-17

- view
  authority control:
- export record
  dblp key:
  - journals/dt/TabatabaeiI02
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/dt/TabatabaeiI02
Sassan Tabatabaei, André Ivanov:
Embedded Timing Analysis: A SoC Infrastructure. IEEE Des. Test Comput. 19(3): 24-36 (2002)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.