"Implications of On-Chip Single-Source Clocking on High-Speed Serial ..."

Maneesh Kumar Pandey et al. (2019)

> Home

Details and statistics

DOI: 10.1109/MDAT.2019.2910138

access: closed

type: Journal Article

metadata version: 2020-03-13

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/dt/PandeyGRS19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/dt/PandeyGRS19
Maneesh Kumar Pandey, Tuhina Gupta, Pallavi Raj, Rohit Sharma:
Implications of On-Chip Single-Source Clocking on High-Speed Serial Interfaces in Network SoC. IEEE Des. Test 36(4): 48-56 (2019)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.