"A Rapid-Prototyping Environment for Digital-Signal Processors."

Richard I. Hartley et al. (1991)

> Home

Details and statistics

DOI: 10.1109/54.82035

access: closed

type: Journal Article

metadata version: 2020-05-17

- view
  authority control:
- export record
  dblp key:
  - journals/dt/HartleyWHCDMR91
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/dt/HartleyWHCDMR91
Richard I. Hartley, Kenneth Welles II, Michael J. Hartman, Abhijit Chatterjee, Paul Delano, Barbara Molnar, Colin Rafferty:
A Rapid-Prototyping Environment for Digital-Signal Processors. IEEE Des. Test Comput. 8(2): 11-25 (1991)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.