"Chip-level modeling with HDLs."

J. R. Armstrong (1988)

> Home

Details and statistics

DOI: 10.1109/54.667

access: closed

type: Journal Article

metadata version: 2021-03-02

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/dt/Armstrong88
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/dt/Armstrong88
J. R. Armstrong:
Chip-level modeling with HDLs. IEEE Des. Test 5(1): 8-18 (1988)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.