"A scheduler synthesis methodology for joint SW/HW design exploration of SoC."

Ismail Assayad, Sergio Yovine (2010)

> Home

Details and statistics

DOI: 10.1007/S10617-010-9051-5

access: closed

type: Journal Article

metadata version: 2022-01-03

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/dafes/AssayadY10
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/dafes/AssayadY10
Ismail Assayad, Sergio Yovine:
A scheduler synthesis methodology for joint SW/HW design exploration of SoC. Des. Autom. Embed. Syst. 14(2): 75-103 (2010)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.