"Optimal Speed-Up Parallel Image Template Matching Algorithms on Processor ..."

Horng-Ren Tsai et al. (1998)

> Home

Details and statistics

DOI: 10.1006/CVIU.1998.0638

access: closed

type: Journal Article

metadata version: 2020-02-21

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/cviu/TsaiHTLKC98
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/cviu/TsaiHTLKC98
Horng-Ren Tsai, Shi-Jinn Horng, Shun-Shan Tsai, Shung-Shing Lee, Tzong-Wann Kao, Chia-Ho Chen:
Optimal Speed-Up Parallel Image Template Matching Algorithms on Processor Arrays with a Reconfigurable Bus System. Comput. Vis. Image Underst. 71(3): 393-412 (1998)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.