"Parallel Logic Simulation of VLSI Systems."

Mary L. Bailey, Jack V. Briner Jr., Roger D. Chamberlain (1994)

> Home

Details and statistics

DOI: 10.1145/185403.185424

access: closed

type: Journal Article

metadata version: 2018-11-06

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/csur/BaileyBC94
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/csur/BaileyBC94
Mary L. Bailey, Jack V. Briner Jr., Roger D. Chamberlain:
Parallel Logic Simulation of VLSI Systems. ACM Comput. Surv. 26(3): 255-294 (1994)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.