"CNFET-Based Ultra-Low-Power Dual-V_DD Ternary Half Adder."

Abhay S. Vidhyadharan, Kasthuri Bha, Sanjay Vidhyadharan (2021)

> Home

Details and statistics

DOI: 10.1007/S00034-021-01664-2

access: closed

type: Journal Article

metadata version: 2021-07-29

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/cssp/VidhyadharanBV21
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/cssp/VidhyadharanBV21
Abhay S. Vidhyadharan, Kasthuri Bha, Sanjay Vidhyadharan:
CNFET-Based Ultra-Low-Power Dual-V_DD Ternary Half Adder. Circuits Syst. Signal Process. 40(8): 4089-4105 (2021)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.