"Limit Cycle-Free Realization of Discrete-Time Delayed Systems with ..."

Kalpana Singh, V. Krishna Rao Kandanvli, Haranath Kar (2022)

> Home

Details and statistics

DOI: 10.1007/S00034-022-02007-5

access: closed

type: Journal Article

metadata version: 2022-07-25

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/cssp/SinghKK22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/cssp/SinghKK22
Kalpana Singh, V. Krishna Rao Kandanvli, Haranath Kar:
Limit Cycle-Free Realization of Discrete-Time Delayed Systems with External Interference and Finite Wordlength Nonlinearities. Circuits Syst. Signal Process. 41(8): 4438-4454 (2022)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.