"Pass Transistor-Based Pull-Up/Pull-Down Insertion Technique for Leakage ..."

V. Leela Rani, M. Madhavi Latha (2016)

> Home

Details and statistics

DOI: 10.1007/S00034-016-0257-Z

access: closed

type: Journal Article

metadata version: 2020-06-21

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/cssp/RaniL16
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/cssp/RaniL16
V. Leela Rani, M. Madhavi Latha:
Pass Transistor-Based Pull-Up/Pull-Down Insertion Technique for Leakage Power Optimization in CMOS VLSI Circuits. Circuits Syst. Signal Process. 35(11): 4139-4152 (2016)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.