"High-Speed and Area-Efficient Modified Binary Divider."

A. Azhagu Jaisudhan Pazhani, T. S. Arun Samuel (2022)

> Home

Details and statistics

DOI: 10.1007/S00034-021-01937-W

access: closed

type: Journal Article

metadata version: 2022-06-23

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/cssp/PazhaniS22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/cssp/PazhaniS22
A. Azhagu Jaisudhan Pazhani, T. S. Arun Samuel:
High-Speed and Area-Efficient Modified Binary Divider. Circuits Syst. Signal Process. 41(6): 3350-3371 (2022)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.