"DA-Based Efficient Testable FIR Filter Implementation on FPGA Using ..."

Amita Nandal, T. Vigneswaran, Ashwani K. Rana (2014)

> Home

Details and statistics

DOI: 10.1007/S00034-013-9669-1

access: closed

type: Journal Article

metadata version: 2021-10-14

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/cssp/NandalVR14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/cssp/NandalVR14
Amita Nandal, T. Vigneswaran, Ashwani K. Rana:
DA-Based Efficient Testable FIR Filter Implementation on FPGA Using Reversible Logic. Circuits Syst. Signal Process. 33(3): 863-884 (2014)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.