"Implementation and Performance Analysis of Low Power 1 GHz 4-Bit Flash ADC ..."

Ashish Maurya et al. (2023)

> Home

Details and statistics

DOI: 10.1007/S00034-022-02187-0

access: closed

type: Journal Article

metadata version: 2023-09-30

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/cssp/MauryaRKK23
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/cssp/MauryaRKK23
Ashish Maurya, Pankaj Rahi, Kalyan Koley, Jitendra Kumar:
Implementation and Performance Analysis of Low Power 1 GHz 4-Bit Flash ADC Using III-V Tunnel-FET. Circuits Syst. Signal Process. 42(3): 1352-1368 (2023)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.