"A Low-Voltage PLL Design Using a New Calibration Technique for Low-Power ..."

Yu-Lung Lo, Wei-Hsiang Ho (2017)

> Home

Details and statistics

DOI: 10.1007/S00034-017-0640-4

access: closed

type: Journal Article

metadata version: 2020-06-21

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/cssp/LoH17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/cssp/LoH17
Yu-Lung Lo, Wei-Hsiang Ho:
A Low-Voltage PLL Design Using a New Calibration Technique for Low-Power Implantable Biomedical Systems. Circuits Syst. Signal Process. 36(12): 4809-4828 (2017)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.