"An On-Chip Trainable and Scalable In-Memory ANN Architecture for AI/ML ..."

Abhash Kumar et al. (2023)

> Home

Details and statistics

DOI: 10.1007/S00034-022-02237-7

access: closed

type: Journal Article

metadata version: 2023-04-29

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/cssp/KumarBSG23
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/cssp/KumarBSG23
Abhash Kumar, Sai Manohar Beeraka, Jawar Singh, Bharat Gupta:
An On-Chip Trainable and Scalable In-Memory ANN Architecture for AI/ML Applications. Circuits Syst. Signal Process. 42(5): 2828-2851 (2023)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.