"Design of Ternary Logic Circuits Using GNRFET and RRAM."

Shaik Javid Basha, P. Venkatramana (2023)

> Home

Details and statistics

DOI: 10.1007/S00034-023-02445-9

access: closed

type: Journal Article

metadata version: 2023-10-27

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/cssp/BashaV23
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/cssp/BashaV23
Shaik Javid Basha, P. Venkatramana:
Design of Ternary Logic Circuits Using GNRFET and RRAM. Circuits Syst. Signal Process. 42(12): 7335-7356 (2023)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.