default search action
"An Irredundant and Compressed Data Layout to Optimize Bandwidth ..."
Corentin Ferry et al. (2024)
- Corentin Ferry, Nicolas Derumigny, Steven Derrien, Sanjay V. Rajopadhye:
An Irredundant and Compressed Data Layout to Optimize Bandwidth Utilization of FPGA Accelerators. CoRR abs/2401.12071 (2024)
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.