"FPGA Implementation of Multi-Layer Machine Learning Equalizer with On-Chip ..."

Keren Liu et al. (2022)

> Home

Details and statistics

DOI: 10.48550/ARXIV.2212.03515

access: open

type: Informal or Other Publication

metadata version: 2023-01-02

- view
  - electronic edition via DOI (open access)
  authority control:
- export record
  dblp key:
  - journals/corr/abs-2212-03515
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/corr/abs-2212-03515
Keren Liu, Erik Börjeson, Christian Häger, Per Larsson-Edefors:
FPGA Implementation of Multi-Layer Machine Learning Equalizer with On-Chip Training. CoRR abs/2212.03515 (2022)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.