"ATRIA: A Bit-Parallel Stochastic Arithmetic Based Accelerator for In-DRAM ..."

Supreeth Mysore Shivanandamurthy, Ishan G. Thakkar, Sayed Ahmad Salehi (2021)

> Home

Details and statistics

DOI: —

access: open

type: Informal or Other Publication

metadata version: 2021-06-01

- view
  - electronic edition @ arxiv.org (open access)
- export record
  dblp key:
  - journals/corr/abs-2105-12781
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/corr/abs-2105-12781
Supreeth Mysore Shivanandamurthy, Ishan G. Thakkar, Sayed Ahmad Salehi:
ATRIA: A Bit-Parallel Stochastic Arithmetic Based Accelerator for In-DRAM CNN Processing. CoRR abs/2105.12781 (2021)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.