"BRDS: An FPGA-based LSTM Accelerator with Row-Balanced Dual-Ratio ..."

Seyed Abolfazl Ghasemzadeh et al. (2021)

> Home

Details and statistics

DOI: —

access: open

type: Informal or Other Publication

metadata version: 2022-01-04

- view
  - electronic edition @ arxiv.org (open access)
- export record
  dblp key:
  - journals/corr/abs-2101-02667
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/corr/abs-2101-02667
Seyed Abolfazl Ghasemzadeh, Erfan Bank Tavakoli, Mehdi Kamal, Ali Afzali-Kusha, Massoud Pedram:
BRDS: An FPGA-based LSTM Accelerator with Row-Balanced Dual-Ratio Sparsification. CoRR abs/2101.02667 (2021)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.