"PhaseMAC: A 14 TOPS/W 8bit GRO based Phase Domain MAC Circuit for ..."

Kentaro Yoshioka et al. (2018)

> Home

Details and statistics

DOI: —

access: open

type: Informal or Other Publication

metadata version: 2018-09-03

- view
  - electronic edition @ arxiv.org (open access)
- export record
  dblp key:
  - journals/corr/abs-1808-09335
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/corr/abs-1808-09335
Kentaro Yoshioka, Yosuke Toyama, Koichiro Ban, Daisuke Yashima, Shigeru Maya, Akihide Sai, Kohei Onizuka:
PhaseMAC: A 14 TOPS/W 8bit GRO based Phase Domain MAC Circuit for In-Sensor-Computed Deep Learning Accelerators. CoRR abs/1808.09335 (2018)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.