default search action
"FPGA Implementation of pipeline Digit-Slicing Multiplier-Less Radix 2 ..."
Yazan Samir Algnabi et al. (2018)
- Yazan Samir Algnabi, Rozita Teymourzadeh, Masuri Othman, Md. Shabiul Islam:
FPGA Implementation of pipeline Digit-Slicing Multiplier-Less Radix 2 power of 2 DIF SDF Butterfly for Fourier Transform Structure. CoRR abs/1806.04570 (2018)
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.