"Design and Analysis of a Spurious Switching Suppression Technique Equipped ..."

S. Saravanan, M. Madheswaran (2010)

> Home

Details and statistics

DOI: —

access: open

type: Informal or Other Publication

metadata version: 2020-09-09

- view
  - electronic edition @ arxiv.org (open access)
- export record
  dblp key:
  - journals/corr/abs-1001-1976
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/corr/abs-1001-1976
S. Saravanan, M. Madheswaran:
Design and Analysis of a Spurious Switching Suppression Technique Equipped Low Power Multiplier with Hybrid Encoding Scheme. CoRR abs/1001.1976 (2010)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.