"Design of a High Speed FPGA-Based Classifier for Efficient Packet ..."

Pallavi V. S., D. Rukmani Devi (2014)

> Home

Details and statistics

DOI: —

access: open

type: Informal or Other Publication

metadata version: 2020-10-28

- view
  - electronic edition @ arxiv.org (open access)
- export record
  dblp key:
  - journals/corr/SD14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/corr/SD14
Pallavi V. S., D. Rukmani Devi:
Design of a High Speed FPGA-Based Classifier for Efficient Packet Classification. CoRR abs/1404.1462 (2014)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.