"Tile/line access cache memory based on a multi-level Z-order tiling data ..."

BaoKang Wang et al. (2018)

> Home

Details and statistics

DOI: 10.1002/CPE.4375

access: closed

type: Journal Article

metadata version: 2020-03-02

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/concurrency/WangFKS18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/concurrency/WangFKS18
BaoKang Wang, Yuki Fukazawa, Toshio Kondo, Takahiro Sasaki:
Tile/line access cache memory based on a multi-level Z-order tiling data layout. Concurr. Comput. Pract. Exp. 30(9) (2018)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.