"FPGA-accelerated deep convolutional neural networks for high throughput ..."

Yuran Qiao et al. (2017)

> Home

Details and statistics

DOI: 10.1002/CPE.3850

access: open

type: Journal Article

metadata version: 2020-03-02

- view
  - electronic edition via DOI (open access)
  authority control:
- export record
  dblp key:
  - journals/concurrency/QiaoSXYWZ17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/concurrency/QiaoSXYWZ17
Yuran Qiao, Junzhong Shen, Tao Xiao, Qianming Yang, Mei Wen, Chunyuan Zhang:
FPGA-accelerated deep convolutional neural networks for high throughput and energy efficiency. Concurr. Comput. Pract. Exp. 29(20) (2017)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.