"Energy-efficient system-on-chip reconfigurable architecture design for sum ..."

K. R. Sarath Chandran, Premanand Venkatesh Chandramani (2022)

> Home

Details and statistics

DOI: 10.1002/CPE.5461

access: closed

type: Journal Article

metadata version: 2022-04-01

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/concurrency/ChandranC22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/concurrency/ChandranC22
K. R. Sarath Chandran, Premanand Venkatesh Chandramani:
Energy-efficient system-on-chip reconfigurable architecture design for sum of absolute difference computation in motion estimation process of H.265/HEVC video encoding. Concurr. Comput. Pract. Exp. 34(8) (2022)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.