"Energy efficient parallel hybrid adder architecture for 3X generation in ..."

R. Nirmaladevi, R. Seshasayanan (2019)

> Home

Details and statistics

DOI: 10.1007/S10586-017-1162-3

access: closed

type: Journal Article

metadata version: 2022-10-02

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/cluster/NirmaladeviS19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/cluster/NirmaladeviS19
R. Nirmaladevi, R. Seshasayanan:
Energy efficient parallel hybrid adder architecture for 3X generation in radix-8 booth encoding. Clust. Comput. 22(5): 10709-10716 (2019)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.