"Instruction Level Parallelism through Microthreading - A Scalable Approach ..."

Kostas Bousias, Nabil Hasasneh, Chris R. Jesshope (2006)

> Home

Details and statistics

DOI: 10.1093/COMJNL/BXH157

access: closed

type: Journal Article

metadata version: 2017-05-20

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/cj/BousiasHJ06
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/cj/BousiasHJ06
Kostas Bousias, Nabil Hasasneh, Chris R. Jesshope:
Instruction Level Parallelism through Microthreading - A Scalable Approach to Chip Multiprocessors. Comput. J. 49(2): 211-233 (2006)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.