"Design of area efficient VLSI architecture for carry select adder using ..."

Bala Sindhuri Kandula, Padma Vasavi Kalluru, Santi Prabha Inty (2021)

> Home

Details and statistics

DOI: 10.1111/COIN.12347

access: closed

type: Journal Article

metadata version: 2021-12-06

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/ci/KandulaKD21
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/ci/KandulaKD21
Bala Sindhuri Kandula, Padma Vasavi Kalluru, Santi Prabha Inty:
Design of area efficient VLSI architecture for carry select adder using logic optimization technique. Comput. Intell. 37(3): 1155-1165 (2021)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.