"A low-power, area-efficient all-digital delay-locked loop for DDR3 SDRAM ..."

Hongming Chen et al. (2014)

> Home

Details and statistics

DOI: 10.1007/S11432-014-5226-1

access: closed

type: Journal Article

metadata version: 2024-02-16

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/chinaf/ChenMWZPC14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/chinaf/ChenMWZPC14
Hongming Chen, Song Ma, Liu Wang, Hao Zhang, Kenyi Pan, Yuhua Cheng:
A low-power, area-efficient all-digital delay-locked loop for DDR3 SDRAM controller. Sci. China Inf. Sci. 57(12): 1-8 (2014)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.