"Compressor based hybrid approximate multiplier architectures with ..."

Anil Kumar Uppugunduru, S. Vignesh Bharadwaj, Syed Ershad Ahmed (2022)

> Home

Details and statistics

DOI: 10.1016/J.COMPELECENG.2022.108407

access: closed

type: Journal Article

metadata version: 2024-05-07

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/cee/UppugunduruBA22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/cee/UppugunduruBA22
Anil Kumar Uppugunduru, S. Vignesh Bharadwaj, Syed Ershad Ahmed:
Compressor based hybrid approximate multiplier architectures with efficient error correction logic. Comput. Electr. Eng. 104(Part): 108407 (2022)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.