"A 1 GHz, DDR2/3 SSTL driver with On-Die Termination, strength calibration, ..."

Fotis Plessas et al. (2012)

> Home

Details and statistics

DOI: 10.1016/J.COMPELECENG.2011.12.012

access: closed

type: Journal Article

metadata version: 2020-02-19

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/cee/PlessasDABK12
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/cee/PlessasDABK12
Fotis Plessas, Efthimios Davrazos, Alexis Alexandropoulos, Michael K. Birbas, John C. Kikidis:
A 1 GHz, DDR2/3 SSTL driver with On-Die Termination, strength calibration, and slew rate control. Comput. Electr. Eng. 38(2): 206-216 (2012)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.