"Area/performance trade-off analysis of an FPGA digit-serial ..."

Miguel Morales-Sandoval et al. (2013)

> Home

Details and statistics

DOI: 10.1016/J.COMPELECENG.2012.08.010

access: closed

type: Journal Article

metadata version: 2022-01-03

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/cee/Morales-SandovalUKC13
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/cee/Morales-SandovalUKC13
Miguel Morales-Sandoval, Claudia Feregrino Uribe, Paraskevas Kitsos, René Cumplido:
Area/performance trade-off analysis of an FPGA digit-serial GF(2^m)GF(2m) Montgomery multiplier based on LFSR. Comput. Electr. Eng. 39(2): 542-549 (2013)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.