"VLSI architecture for low latency radix-4 CORDIC."

Boppana Lakshmi, A. S. Dhar (2011)

> Home

Details and statistics

DOI: 10.1016/J.COMPELECENG.2011.07.011

access: closed

type: Journal Article

metadata version: 2022-07-06

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/cee/LakshmiD11
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/cee/LakshmiD11
Boppana Lakshmi, A. S. Dhar:
VLSI architecture for low latency radix-4 CORDIC. Comput. Electr. Eng. 37(6): 1032-1042 (2011)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.