"FPGA architecture to perform symmetric extension on signals for handling ..."

Praveen Kumar Kasetty, Aniruddha Kanhe (2022)

> Home

Details and statistics

DOI: 10.1016/J.COMPELECENG.2022.108307

access: closed

type: Journal Article

metadata version: 2022-11-13

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/cee/KasettyK22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/cee/KasettyK22
Praveen Kumar Kasetty, Aniruddha Kanhe:
FPGA architecture to perform symmetric extension on signals for handling border discontinuities in FIR filtering. Comput. Electr. Eng. 103: 108307 (2022)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.