"Power and performance analysis of 3D network-on-chip architectures."

Bheemappa Halavar, Basavaraj Talawar (2020)

> Home

Details and statistics

DOI: 10.1016/J.COMPELECENG.2020.106592

access: closed

type: Journal Article

metadata version: 2020-06-15

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/cee/HalavarT20
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/cee/HalavarT20
Bheemappa Halavar, Basavaraj Talawar:
Power and performance analysis of 3D network-on-chip architectures. Comput. Electr. Eng. 83: 106592 (2020)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.