"Hardware implementation of real-time Extreme Learning Machine in FPGA: ..."

José Vicente Francés-Víllora et al. (2016)

> Home

Details and statistics

DOI: 10.1016/J.COMPELECENG.2016.02.007

access: closed

type: Journal Article

metadata version: 2020-02-19

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/cee/Frances-Villora16
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/cee/Frances-Villora16
José Vicente Francés-Víllora, Alfredo Rosado Muñoz, José M. Martínez-Villena, Manuel Bataller-Mompeán, Juan-Francisco Guerrero-Martínez, Marek Wegrzyn:
Hardware implementation of real-time Extreme Learning Machine in FPGA: Analysis of precision, resource occupation and performance. Comput. Electr. Eng. 51: 139-156 (2016)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.