"Implementation of NoC on FPGA with Area and Power Optimization."

Momil Ijaz, Huma Urooj, Muhammad Athar Javed Sethi (2019)

> Home

Details and statistics

DOI: 10.4108/EAI.23-5-2019.158953

access: open

type: Journal Article

metadata version: 2020-07-22

- view
  - electronic edition via DOI (open access)
  authority control:
- export record
  dblp key:
  - journals/casa/IjazUS19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/casa/IjazUS19
Momil Ijaz, Huma Urooj, Muhammad Athar Javed Sethi:
Implementation of NoC on FPGA with Area and Power Optimization. EAI Endorsed Trans. Context aware Syst. Appl. 6(16): e4 (2019)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.