"Generating synthetic benchmark circuits for accelerated life testing of ..."

L. Srivani et al. (2015)

> Home

Details and statistics

DOI: 10.1016/J.ASOC.2014.11.002

access: closed

type: Journal Article

metadata version: 2020-09-10

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/asc/SrivaniGGK15
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/asc/SrivaniGGK15
L. Srivani, N. H. V. Krishna Giri, Shankar Ganesh, V. Kamakoti:
Generating synthetic benchmark circuits for accelerated life testing of field programmable gate arrays using genetic algorithm and particle swarm optimization. Appl. Soft Comput. 27: 179-190 (2015)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.