"Si-Based Dual-Gate Field-Effect Transistor Array for Low-Power On-Chip ..."

Kyu-Ho Lee et al. (2024)

> Home

Details and statistics

DOI: 10.1002/AISY.202300490

access: open

type: Journal Article

metadata version: 2024-04-16

- view
  - electronic edition via DOI (open access)
  authority control:
- export record
  dblp key:
  - journals/aisy/LeeKLHIBCWL24
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/aisy/LeeKLHIBCWL24
Kyu-Ho Lee, Dongseok Kwon, In-Seok Lee, Joon Hwang, Jiseong Im, Jong-Ho Bae, Woo Young Choi, Sung Yun Woo, Jong-Ho Lee:
Si-Based Dual-Gate Field-Effect Transistor Array for Low-Power On-Chip Trainable Hardware Neural Networks. Adv. Intell. Syst. 6(1) (2024)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.